✨
AI Summary & Key Takeaways
AI Insight⚡ TL;DR(Too Long; Didn't Read)
By a VHDL simulator, the adder structures are simulated to verify the functional correctness and to measure delay times
📌 3 Key Takeaways
🎯
Objective & Hypothesis:In this paper, the four binary adder architectures belong to a different adder class are studied and compared with each other to analyse their performances.
📊
Key Findings & Data:As the performance measure, the product of the area and the delay is used.
💡
Conclusion & Impact:By a VHDL simulator, the adder structures are simulated to verify the functional correctness and to measure delay times
🔬Design:Modeling & Simulation
📍Scope:Comprehensive Sample
⚙️Variables:Domain Parameters
Abstract
In this paper, the four binary adder architectures belong to a different adder class are studied and compared with each other to analyse their performances. Comparisons include the unit-gate models for area and delay. As the performance measure, the product of the area and the delay is used. By a VHDL simulator, the adder structures are simulated to verify the functional correctness and to measure delay times
🔖
Cite This Article
SERTBAŞ, A., ÖZBEY, R. S. (2022). A performance analysis of classified binary adder architectures and the VHDL simulations. Istanbul University Journal of Electrical and Electronics Engineering, Cilt: 4 - Sayı: 1, 1025–1030. https://ajindex.com/articles/543877