SavedAdd your journal

Journals / Istanbul University Journal of Electrical and Electronics Engineering / 2004 / Cilt: 4 - Sayı: 1

Complementary pass transistor logic synthesis with 123 decision diagram

Tülay YILDIRIM
Mutlu AVCI
Pages
1045–1049
Publication Date
2022-10-18
DOI
—
🏛️Bibliographic metadata and full text access for this article are provided via DergiPark.
DergiPark Record ↗
✨

AI Summary & Key Takeaways

AI Insight
⚡ TL;DR(Too Long; Didn't Read)

Cell circuits for the 4 bit adder is realized with the CMOS pass transistors using the 123 decision diagram and 4 bit adder is completed by combining the cells.

📌 3 Key Takeaways

🎯
Objective & Hypothesis:123 decision diagram is a very effective PTL synthesis tool based on binary decision diagram.
📊
Key Findings & Data:In this paper the 123 decision diagram is applied to realize CMOS pass transistor logic circuits without restoring buffers.
💡
Conclusion & Impact:Cell circuits for the 4 bit adder is realized with the CMOS pass transistors using the 123 decision diagram and 4 bit adder is completed by combining the cells.
🔬Design:Research Article
📍Scope:Comprehensive Sample
⚙️Variables:Domain Parameters

Abstract

123 decision diagram is a very effective PTL synthesis tool based on binary decision diagram. It realizes a logic function using NMOS pass transistors with CMOS restoring buffers. In this paper the 123 decision diagram is applied to realize CMOS pass transistor logic circuits without restoring buffers. Cell circuits for the 4 bit adder is realized with the CMOS pass transistors using the 123 decision diagram and 4 bit adder is completed by combining the cells.

🔖

Cite This Article

YILDIRIM, T., AVCI, M. (2022). Complementary pass transistor logic synthesis with 123 decision diagram. Istanbul University Journal of Electrical and Electronics Engineering, Cilt: 4 - Sayı: 1, 1045–1049. https://ajindex.com/articles/543867

📄 Full Text PDF Viewer

📄

PDF görüntüleyici hazırlanıyor...

References (7)

  1. Jeakel A., Bandyopadyah S., and Jullien G. A., "Design of Dynamic Pass-Transistor Logic Circuits Using 123 Decision Diagrams”, IEEE Trans. on Circuits and Systems-I, vol. 45, no. 11, pp. 1172-1181, November 1998
  2. Markovic D., Nikolic B., and Oklobdzija V. G., "A General Method in Synthesis of Pass-Transistor Circuits”, Microelectronics Journal, vol. 31, pp. 991-998, 2000
  3. Abadir M. S., Reghabati H. K., “Fuctional Test Generation For Digital Circuits Described Using Binary Decision Diagram”. IEEE Trans. on Comput., Vol C-35, pp 375-379, April 1986
  4. Al-assadi W., Jayasumana A. P. ve Malaia Y. K., “Pass Transistor Logic Design”, Int. Journal of Electronics, Vol 70, pp 739-749, 1991
  5. Cheung T. S., Asada K., “Regenerative Pass Transistor Logic: A Circuit Technique For High Speed Digital Design”, IEICE Transact. on Electronics, Vol E-79C, Iss 9, pp 1274-1284, September 1996
  6. Matsunaga Y., Fujita M., “Multilevel Logic Optimization Using Binary Decision Diagrams”, IEEE Int. Conf. on Computer Aided Design, pp 556-559, 1989
  7. Yano K., Sasaki Y., Rikino K., Seki K., “Top Down Pass Transistor Logic Design”, IEEE Jour. of Solid State Circuits, Vol 31, Iss 6, pp 792-803, 1996.