✨
AI Summary & Key Takeaways
AI Insight⚡ TL;DR(Too Long; Didn't Read)
Compared to previous hardware interval multipliers, our design is faster, but, requires more area.
📌 3 Key Takeaways
🎯
Objective & Hypothesis:In this paper, a new parallel hardware unit for interval multiplication is presented.
📊
Key Findings & Data:Using the VHDL synthesis results, the area and delay estimates for the new design are given.
💡
Conclusion & Impact:Compared to previous hardware interval multipliers, our design is faster, but, requires more area.
🔬Design:Research Article
📍Scope:Comprehensive Sample
⚙️Variables:Domain Parameters
Abstract
In this paper, a new parallel hardware unit for interval multiplication is presented. Using the VHDL synthesis results, the area and delay estimates for the new design are given. Compared to previous hardware interval multipliers, our design is faster, but, requires more area.
🔖
Cite This Article
SERTBAŞ, A., KARABİBER, F., EL-ABDALLAH, H. (2022). A fast multiplier hardware design for interval arithmetic. Istanbul University Journal of Electrical and Electronics Engineering, Cilt: 6 - Sayı: 2, 169–174. https://ajindex.com/articles/543827