By using MTM, the compression rates of 157.54:1, 726.71:1 and 3463.29:1 are obtained at 58.40 dB, 75.30 dB and 84.66 dB SFDR levels, respectively.
📌 3 Maddede Bu Makale
🎯
Amaç & Hipotez:This study presents the structure of the Direct Digital Frequency Synthesizers (DDFSs) which have several advantages compared to conventional synthesizers such as high frequency, fast switching speed and low power dissipations.
📊
Temel Bulgular & Veri:Bipartite Table Method (BTM) and Multipartite Table Method (MTM) are utilized in this study because of the fact that they provide high compression rates.
💡
Sonuç & Katkı:By using MTM, the compression rates of 157.54:1, 726.71:1 and 3463.29:1 are obtained at 58.40 dB, 75.30 dB and 84.66 dB SFDR levels, respectively.
🔬Tür:Araştırma Makalesi
📍Kapsam:Genişletilmiş Akademik Örneklem
⚙️Değişkenler:DDFS · CORDIC · MTM
Abstract
This study presents the structure of the Direct Digital Frequency Synthesizers (DDFSs) which have several advantages compared to conventional synthesizers such as high frequency, fast switching speed and low power dissipations. In order to lessen the physical area and power dissipation, ROM compression techniques are applied in designs. Bipartite Table Method (BTM) and Multipartite Table Method (MTM) are utilized in this study because of the fact that they provide high compression rates. By using MTM, the compression rates of 157.54:1, 726.71:1 and 3463.29:1 are obtained at 58.40 dB, 75.30 dB and 84.66 dB SFDR levels, respectively.
ACAR, Y. E., YALDIZ, E. (2016). Direct Digital Frequency Synthesizer Designs in MATLAB. International Journal of Applied Mathematics Electronics and Computers, Special Issue (2016), 236–239. https://ajindex.com/articles/258190
Kester W. A Technical Tutorial on Digital Signal Synthesis, Analog Devices, Tech. tut., 1999.
Strollo A. G. M., De Caro D. and Petra N. A 630 MHz, 76 mW Direct Digital Frequency Synthesizer Using Enhanced ROM Compression Technique, Ieee Journal Of Solid-State Circuits, vol.42, Feb. 2007, pp. 350–360.
Jafari H., Ayatollahi A., and Mirzakuchaki S. A low power, high SFDR, ROM-less direct digital frequency synthesizer, IEEE Conference on Electron Devices and Solid-State Circuits, 2005, pp. 829-832. Dinechin F. and Tisserand A. Multipartite Table Methods, IEEE Transactions On Computers, vol.54, Mar. 2005, pp. 319-330.
Yuan L., Zhang Q. and Shi Y. A 2 GHz Direct Digital Frequency Synthesizer based on multi-channel structure, IEEE International Symposium on Circuits and Systems (ISCAS), 2015, pp.3064 – 3067. Chen Y. H. and Chau Y. A. A Direct Digital Frequency Synthesizer Based on a New Form of Polynomial Approximations, IEEE Transactions on Consumer Electronics, vol.56, May. 2010, pp. 436-440. Asok K. S. and Sahoo K. P. Digital Hardware Optimization for 1.5-GHz High-Speed DDFS, Electronics, Circuits and Systems (ICECS), 2014 21st IEEE International Conference, 2014, pp. 746 – 749. Kılıç A. Implementation of A Digital Signal Synthesizer With High Spurious Free Dynamic Range, M. Eng. thesis, METU Natural And Applied Sciences, Turkey, 2006.
De Caro D., Petra N., and Strollo A. G. M. Reducing Lookup-Table Size in Direct Digital Frequency Synthesizers Using Optimized Multipartite Table Method, IEEE Transactions On Circuits And Systems—I, vol.55, Aug. 2008, pp. 2116-2127. Volder J. E. The CORDIC trigonometric computing technique, IRE Transactions on Electronic Computers, vol.8, Sept. 1959, pp. 330–334. Menakadevi T. and Madheswaran M. Direct Digital Synthesizer using Pipelined CORDIC Algorithm for Software Defined Radio, International Journal of Science and Technology, vol. 2, June 2012, pp.372-378.
Shuqin W., Yiding H., Kaihong Z. and Zongguang Y. A 200 MHz low-power direct digital frequency synthesizer based on mixed structure of angle rotation, IEEE 8th International Conference on ASIC, 2009, pp. 1177-1179.