SavedAdd your journal

Journals / Istanbul University Journal of Electrical and Electronics Engineering / 2012 / Cilt: 12 - Sayı: 1

Fault current limitation and contraction of voltage dips thanks to D-FACTS and FACTS cooperation

J. KHAZAİE
D. NAZARPOUR
M. FARSADİ
M. MOKHTARİ
S. BADKUBİ
Pages
1473–1481
Publication Date
2022-10-18
DOI
—
🏛️Bibliographic metadata and full text access for this article are provided via DergiPark.
DergiPark Record ↗
✨

AI Summary & Key Takeaways

AI Insight
⚡ TL;DR(Too Long; Didn't Read)

PSCAD/EMTC is used to validate the claims.

📌 3 Key Takeaways

🎯
Objective & Hypothesis:This paper presents the instantaneous response of the Distributed Static Series Compensator (DSSC) in fault current limitation of disturbed lines.
📊
Key Findings & Data:The DSSC has the ability to adjust the impedance of the power system in order to increase the power transfer capacity.
💡
Conclusion & Impact:PSCAD/EMTC is used to validate the claims.
🔬Design:Research Article
📍Scope:Comprehensive Sample
⚙️Variables:Domain Parameters

Abstract

This paper presents the instantaneous response of the Distributed Static Series Compensator (DSSC) in fault current limitation of disturbed lines. The DSSC has the ability to adjust the impedance of the power system in order to increase the power transfer capacity. The injected voltage is implemented here to limit the fault currents.Moreover, the STATCOM which is a renowned FACTS device is also implemented for fault current limiting. The fault current will be greatly reduced, if the STATCOM make the bus voltage adjacent to the fault bus decrease its voltage. Furthermore, it is also revealed that, operation of both DSSC and STATCOM will greatly reduce the fault currents in the power systems. The effectiveness of the DSSC in reduction of instantaneous voltage dip range during fault current limiting mode, also is investigated. PSCAD/EMTC is used to validate the claims.

🔖

Cite This Article

KHAZAİE, J., NAZARPOUR, D., FARSADİ, M., MOKHTARİ, M., BADKUBİ, S. (2022). Fault current limitation and contraction of voltage dips thanks to D-FACTS and FACTS cooperation. Istanbul University Journal of Electrical and Electronics Engineering, Cilt: 12 - Sayı: 1, 1473–1481. https://ajindex.com/articles/543684

📄 Full Text PDF Viewer

📄

PDF görüntüleyici hazırlanıyor...

References (5)

  1. SIEMENS “SCCL-Short-Circuit Current Limitation with FACTS in HighVoltageSystems”,www.ptd.siemens.de/SCCL_Application_Features_V2.pdf Endo, M.; Hori, T.; Koyama, T.; Kaiho, K.; Yamaguchi, I.; Arai, K.; Mizoguchi, H.; Yanabu, S“Development of a superconducting fault current limiter using various high-speed circuit breakers”, Electric Power Applications, IET, vol.3 No.4 2009, Page(s): 363 – 370 Cai, Y.; Okuda, S.; Odake, T.; Yagai, T.; Tsuda, M.; Hamajima, T “Study on Three-Phase Superconducting Fault Current Limiter”, IEEE Transactions on Applied Superconductivity, 2010, vol.20 No.3 Page(s): 1127 - 1130. Rozenshtein, V.; Friedman, A.; Wolfus, Y.; Kopansky, F.; Perel, E.; Yeshurun, Y.; Bar-Haim, Z.; Ron, Z.; Harel, E.; Pundak, N.; “Saturated Cores FCL—A New Approach” IEEE Transactions on Applied Superconductivity, 2007, vol.17 No.2 Page(s): 1756 - 1759. Duangkamol, K.; Mitani, Y.; Tsuji, K.; Hojo, M; “Fault current limiting and power system stabilization by static synchronous series compensator”, Power System Technology, 2000. Proceedings. PowerCon 2000. Volume: 3, 2000, Page(s): 1581-1586.
  2. Takeshita, M.; Sugihara, H.; “Effect of fault current limiting of UPFC for power flow control in loop transmission”, Transmission and Distribution Conference and Exhibition 2002: Asia Pacific. IEEE/PES, vol.3, 2002, page(s): 2032-2036.
  3. Vasquez Arnez, R. L; Zanetta, L.C.; “Effective Limitation of Line FaultCurrents by Means of Series-Connected VSI-Based FACTS Devices’’. In: Symposium of Specialists in Electric Operational and Expansion Planning, Florianópolis, Brasil, SEPOPE, 2006 Deepak M. Divan; William E. Brumsickle; Robert S. Schneider; Bill Kranz; Randal W. Gascoigne; Dale T. Bradshaw; Michael R. Ingram; Ian S. Grant;“ A distributed Static Series compensator system for Realizing Active Power Flow Control on Existing Power Lines” Power Delivery, IEEE Transaction on vol:22, 2007, page(s): 642-649.
  4. Divan, D. et al. “A distributed static series compensator system for realizing active power flow control on existing power lines”. IEEE Trans. Power Delivery, 22: 642-649. DOI: 10.1109/TPWRD.2006.887103. P. Fajri; D. Nazarpour; S. Afsharnia;“ A PSCAD/EMTDC Model for Distributed Static Series Compensator (DSSC)”, Electrical Engineering,2008. ICEE 2008. Second International Conference on Publication Date: 25-26 March 2008.
  5. Johal, H.; Divan, D.; “Design consideration for series connected distributed FACTS converters”, Industry Applications Conference, 2005. Fourtieth IAS S