Journals / Istanbul University Journal of Electrical and Electronics Engineering / 2014 / Cilt: 14 - Sayı: 2

FPGA BASED HARDWARE IMPLEMENTATION OF WTHD MINIMISATION IN ASYMMETRIC MULTILEVEL INVERTER USING BIOGEOGRAPHICAL BASED OPTIMISATION

Pages
1799–1807
Publication Date
2022-10-18
DOI
—
🏛️Bibliographic metadata and full text access for this article are provided via DergiPark.
DergiPark Record ↗
✨

AI Summary & Key Takeaways

AI Insight
⚡ TL;DR(Too Long; Didn't Read)

The experimental waveforms were analysed for THD and lower order harmonics using fluke power analyser and comparison of WTHD with SHE-PWM and OMTHD are presented .The results indicates that in a 13 level inverter the WTHD based optimisation yields reduced THD of 5.35% in simulation and 5.9% experimentally.It also eliminates all the specified 5th ,7th ,11th ,13th and 17th lower order harmonics

📌 3 Key Takeaways

🎯
Objective & Hypothesis:Harmonic Elimination and THD Minimisation in asymmetric cascaded multilevel inverter involves complex nonlinear non convex trigonometric transcendental equations which has several solutions.Among the various topologies of cascaded multilevel inverter asymmetric cascaded multilevel inverter has the advantage of reduced switch count when compared to traditional symmetric multilevel inverter topology.
📊
Key Findings & Data:In this paper FPGA based hardware implementation is carried for a 13 level inverter by using offline computation of switching angle with weighted total harmonic distortion (WTHD) as the objective function.
💡
Conclusion & Impact:The experimental waveforms were analysed for THD and lower order harmonics using fluke power analyser and comparison of WTHD with SHE-PWM and OMTHD are presented .The results indicates that in a 13 level inverter the WTHD based optimisation yields reduced THD of 5.35% in simulation and 5.9% experimentally.It also eliminates all the specified 5th ,7th ,11th ,13th and 17th lower order harmonics
🔬Design:Research Article
📍Scope:Comprehensive Sample
⚙️Variables:Domain Parameters

Abstract

Harmonic Elimination and THD Minimisation in asymmetric cascaded multilevel inverter involves complex nonlinear non convex trigonometric transcendental equations which has several solutions.Among the various topologies of cascaded multilevel inverter asymmetric cascaded multilevel inverter has the advantage of reduced switch count when compared to traditional symmetric multilevel inverter topology. In this paper FPGA based hardware implementation is carried for a 13 level inverter by using offline computation of switching angle with weighted total harmonic distortion (WTHD) as the objective function. WTHD optimisation offers the blend of eliminating the specific lower order harmonics as in SHE-PWM and minimisation of THD as in OMTHD. The simulation and experimental results were presented for 7 level symmetric and 13 level asymmetric inverter. The experimental waveforms were analysed for THD and lower order harmonics using fluke power analyser and comparison of WTHD with SHE-PWM and OMTHD are presented .The results indicates that in a 13 level inverter the WTHD based optimisation yields reduced THD of 5.35% in simulation and 5.9% experimentally.It also eliminates all the specified 5th ,7th ,11th ,13th and 17th lower order harmonics

🔖

Cite This Article

KAVİTHA, R., THOTTUNGAL, R. (2022). FPGA BASED HARDWARE IMPLEMENTATION OF WTHD MINIMISATION IN ASYMMETRIC MULTILEVEL INVERTER USING BIOGEOGRAPHICAL BASED OPTIMISATION. Istanbul University Journal of Electrical and Electronics Engineering, Cilt: 14 - Sayı: 2, 1799–1807. https://ajindex.com/articles/543658

📄 Full Text PDF Viewer

📄

PDF görüntüleyici hazırlanıyor...

References (13)

  1. L. M. Tolbert, F. Z. Peng, and T. G. Habetler, “Multilevel converter for large electric drives,” IEEE Trans. Ind. Appl., vol. 35, no. 1, pp. 36–44, Jan./Feb. 1999
  2. Wang and F. Z. Peng, “Unified power flow controller using the cascade multilevel inverter,” IEEE Trans.Power Electron., vol. 19, no. 4, pp. 1077–1084, Jul. 2004
  3. J. Rodrıguez, J. Lai, and F. Z. Peng, “Multilevel inverters: A survey of topologies, controls and applications,” IEEE Trans. Ind. Electron., vol. 49, no. 4, pp. 724–738, Aug. 2002
  4. M. Manjrekar and G.Venkataramanan, “Advanced topologies and modulation strategies for multilevel converters,” in Proc. IEEE Power Electron Spec. Conf., Baveno, Italy, Jun. 1996, pp. 1013–1018
  5. S. Kouro, M. Malinowski, K. Gopakumar, J. Pou, L. G. Franquelo, B. Wu, J.Rodriguez, M. Perez, J. I. Leon, “Recent Advances and Industrial Applications of Multilevel Converters, ” IEEE Transactions on Industrial Electronics, vol. 57, no.8, pp. 2553-2580, Aug. 2010
  6. R.Marquardt, “Modular multilevel converter: An universal concept for HVDC-networks and extended dc-busapplications,” in Proc. Int. Power Electron. Conf., 2010, pp. 502–507
  7. B. Ozpineci, L. M. Tolbert, Zhong Du, “Multiple input converters for fuel cells,”in Proc. 39th IEEE Industry Applications Conference, vol. 2, pp. 791- 797, Oct.2004
  8. Feel-Soon Kang, Sung-Jun Park, Su Eog Cho, Cheul-U Kim, T. Ise, “Multilevel PWM inverters suitable for the use of stand-alone photovoltaic power systems,” IEEE Transactions on Energy Conversion, vol. 20, no. 4, pp. 906- 915, Dec. 2005
  9. L. Tolbert and T. G. Habetler, “Novel multilevel converter carrier-based PWM method,” IEEE Transactions on Industry Applications, vol. 35, pp. 1098–1107, Sept./Oct. 1999
  10. L. Li, D. Czarkowski, Y. Liu, and P. Pillay, “Multilevel selective harmonic elimination PWM technique in seriesconnected voltage converters,”IEEE Trans. Ind. Appl., vol. 36, no. 1, pp. 160–170, Jan./Feb. 2000
  11. F. S. Shyu and Y. S. Lai, “Virtual stage pulse-width modulation technique for multilevel inverter/converter,” IEEE Trans. Power Electron., vol. 17, no. 3, pp. 332–341, May 2002
  12. M. S. A. Dahidah and V. G. Agelidis, “Selective harmonic elimination PWM control for ycascaded multilevel voltage source converters: A generalized formula,” IEEE Trans. Power Electron., vol. 23, no. 4, pp. 1620–1630, Jul. 2008
  13. Y. Liu, H. Hong, and A. Q. Huang, “Real-time calculation of switching angles minimizing THD for multilevel inverters