SavedAdd your journal

Journals / Düzce Üniversitesi Bilim ve Teknoloji Dergisi / 2019 / Cilt: 7 - Sayı: 2

A 4 Bit Time to Digital Converter Design Based on Flash Structure

4 Bit Flash Tabanlı Zaman Sayısal Dönüştürücü Tasarımı

Yasin TALAY
Oktay AYTAR
Pages
52–62
Publication Date
2022-10-12
DOI
—
🏛️Bibliographic metadata and full text access for this article are provided via DergiPark.
DergiPark Record ↗
✨

AI Summary & Key Takeaways

AI Insight
⚡ TL;DR(Too Long; Didn't Read)

The INL and DNL of the designed 4 Bit T/D Converter are (-0.28/0.29)LSB and (-0.2/+0.6)LSB, respectively.

📌 3 Key Takeaways

🎯
Objective & Hypothesis:This paper presents a 4-bit Time to Digital Converter (T/D) design using the Tanner Tools Pro with 0.25μm CMOS model library.
📊
Key Findings & Data:The proposed T/D converter consumes 126.3mW from 0-3.3V supply.
💡
Conclusion & Impact:The INL and DNL of the designed 4 Bit T/D Converter are (-0.28/0.29)LSB and (-0.2/+0.6)LSB, respectively.
🔬Design:Modeling & Simulation
📍Scope:Comprehensive Sample
⚙️Variables:: Analog-sayısal dönüştürücüler · zaman-sayısal dönüştürücüler

Abstract

This paper presents a 4-bit Time to Digital Converter (T/D) design using the Tanner Tools Pro with 0.25μm CMOS model library. The proposed T/D converter consists of delay block, comparator block, dynamic latch, multiplexer block, PLA-ROM. The proposed T/D converter consumes 126.3mW from 0-3.3V supply. Resolution of the proposed T/D converter is about 1.31ns. The INL and DNL of the designed 4 Bit T/D Converter are (-0.28/0.29)LSB and (-0.2/+0.6)LSB, respectively.

Özet

Yapılan bu çalışmada, Tanner Tools Pro devre tasarım programında 0.25μm CMOS model kütüphanesi kullanılarak flash tabanlı 4 bit Zaman-Sayısal Dönüştürücü(Z /S)(Time-to-Digital Converter(TDC)) yapısı önerilmiştir. Tasarlanan zaman-sayısal dönüştürücü devresi; zaman geciktirme birimi, karşılaştırıcı, dinamik tutucu, çoğullayıcı devre ve PLA-ROM devre bloklarından oluşmaktadır. Önerilen bu Z/S dönüştürücü tasarımı 3.3V besleme gerilimi altında toplam 126.3mW güç harcamaktadır. Tasarlanan Z/S dönüştürücünün çözünürlüğü 1.31ns olup, INL değeri (-0.28/0.29)LSB ve DNL değeri (-0.2/+0.6) LSB olarak bulunmuştur

🔖

Cite This Article

TALAY, Y., AYTAR, O. (2022). A 4 Bit Time to Digital Converter Design Based on Flash Structure. Düzce Üniversitesi Bilim ve Teknoloji Dergisi, Cilt: 7 - Sayı: 2, 52–62. https://ajindex.com/articles/494352

📄 Full Text PDF Viewer

📄

PDF görüntüleyici hazırlanıyor...

References (13)

  1. D. Cahyadi, R. Kusumah, G. Kumara, A. H. Salman and A. F. Mas'ud, “Design and Implementation of SAR ADC for Timeto-Digital Converter Application”, IEEE Region 10 Conference TENCON 2015, 2015, ss.:1- 5
  2. M. Rezvanyvardom, E. Farshıdı, “A Novel Cyclic Time-to-Digital Converter Based on Triple-Slope Interpolation and Time Amplification”, Radioengineering, vol. 24, no. 3, pp 800-807, 2015
  3. M. Rezvanyvardom, T.G. Nejad, E. Farshidi, “A 5-bit time to digital converter using time to voltage conversion and integrating techniques for agricultural products analysis by Raman spectroscopy”, Information Processing in Agriculture, vol. 1, no.2, pp. 124-130, 2014
  4. B. Markovic, S. Tisa, F. A. Villa, A. Tosi and F. Zappa, “A High-Linearity, 17 ps Precision Time-to-Digital Converter Based on a Single-Stage Vernier Delay Loop Fine Interpolation”, IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 60, no. 3, pp. 557-569, March 2013
  5. K. Kim, W. Yu, S. Cho, “A 9 bit, 1.12 ps resolution 2.5 b/stage pipelined time-to-digital converter in 65 nm CMOS using time-register”, IEEE Journal of Solid-State Circuits, vol. 49, no.4, pp. 1007-1016, 2014
  6. S. Henzler, “Time-to-digital converters”, Springer Science & Business Media, 2010
  7. Y. Cao, P. Leroux, W. De Cock, M. Steyaert, “A 1.7 mW 11b 1–1–1 MASH ΔΣ time-to-digital converter”, IEEE International Solid-State Circuits Conference, 2011, pp. 480-482
  8. C.M. Lai, Y.C. Chen, P.C. Huang, “Time-domain analog-to-digital converters with domino delay lines”, International Symposium on VLSI Design, Automation, and Test (VLSI-DAT), 2013, pp 1-4
  9. P.M. Levine, G. W. Roberts, “A high-resolutıon flash time-to-digital converter and calibration scheme”, International Test Conference(IEEE Cat. No.04CH37586), 2004, pp 1148-1157
  10. K.S. Kim, Y.H. Kim, W.S. Yu, S.H. Cho, “A 7 bit, 3.75 ps resolution two-step time-to-digital converter in 65 nm CMOS using pulse-train time amplifier”, IEEE Journal of Solid-State Circuits, vol. 48, no.4, pp 1009-1017, 2013
  11. R. Jiang, C. Li, M. Yang, H. Kobayashi, Y. Ozawa, N. Tsukiji, M. Hirano, R. Shiota, K. Hatayama, “Successive approximation time-to-digital converter with vernier-level resolution”, IEEE 21st International Mixed-Signal Testing Workshop (IMSTW), 2016, pp 1-6,
  12. J.D.A. van den Broek, “Design and Implementation of an Analog-to-Time-to-Digital converter”, Master’s Thesis, pp 1-76, 2012
  13. A. Tangel, O. Aytar, F. Tekin, A. Çelebi, “Yüksek hızlı CMOS a